Skip to content
@pulp-platform

pulp-platform

Pinned Loading

  1. Deeploy Deeploy Public

    DNN Compiler for Heterogeneous SoCs

    Python 84 52

  2. carfield carfield Public

    A mixed-criticality platform built around Cheshire, with a number of safety/security and predictability features. Ready-to-use FPGA flow on multiple boards is available.

    Tcl 133 37

  3. cheshire cheshire Public

    A minimal Linux-capable 64-bit RISC-V SoC built around CVA6

    Verilog 385 126

  4. snitch_cluster snitch_cluster Public

    An energy-efficient RISC-V floating-point compute cluster.

    C 158 123

  5. axi axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    SystemVerilog 1.7k 378

  6. ara ara Public

    The PULP Ara is a 64-bit Vector Unit, compatible with the RISC-V Vector Extension Version 1.0, working as a coprocessor to CORE-V's CVA6 core

    C 562 215

Repositories

Showing 10 of 332 repositories
  • gwaihir Public

    aka Lago-Mio

    pulp-platform/gwaihir's past year of commit activity
    C 7 5 8 8 Updated Nov 3, 2026
  • magia-sdk Public
    pulp-platform/magia-sdk's past year of commit activity
    C 8 Apache-2.0 14 9 9 Updated Nov 3, 2026
  • spatz Public

    Spatz is a compact RISC-V-based vector processor meant for high-performance, small computing clusters.

    pulp-platform/spatz's past year of commit activity
    C 179 Apache-2.0 56 8 22 Updated Nov 3, 2026
  • MAGIA Public

    Large-scale 2D mesh system with dedicated GeMM, on-chip RDMA and Rendez-vous accelerators.

    pulp-platform/MAGIA's past year of commit activity
    SystemVerilog 31 Apache-2.0 12 34 4 Updated Nov 3, 2026
  • cvfpu Public Forked from openhwfoundation/cvfpu

    Parametric floating-point unit with support for standard RISC-V formats and operations as well as transprecision formats.

    pulp-platform/cvfpu's past year of commit activity
    SystemVerilog 24 Apache-2.0 175 0 7 Updated Nov 3, 2026
  • spatz_vpu Public

    Spatz vector processing unit

    pulp-platform/spatz_vpu's past year of commit activity
    C 1 Apache-2.0 10 1 8 Updated Nov 3, 2026
  • mempool Public

    A scalable 256/1024-RISC-V-core system with low-latency access into shared L1 memory.

    pulp-platform/mempool's past year of commit activity
    C 331 Apache-2.0 61 3 6 Updated Nov 3, 2026
  • FlooNoC Public

    A Fast, Low-Overhead On-chip Network

    pulp-platform/FlooNoC's past year of commit activity
    SystemVerilog 371 Apache-2.0 83 25 9 Updated Nov 2, 2026
  • axi Public

    AXI SystemVerilog synthesizable IP modules and verification infrastructure for high-performance on-chip communication

    pulp-platform/axi's past year of commit activity
    SystemVerilog 1,745 378 46 18 Updated Nov 2, 2026
  • redundancy_cells Public

    SystemVerilog IPs and Modules for architectural redundancy designs.

    pulp-platform/redundancy_cells's past year of commit activity
    SystemVerilog 23 12 1 6 Updated Nov 2, 2026