ci: Add a native riscv64 build on GitHub Actions - #1689
Open
chfast wants to merge 2 commits into
Open
Conversation
chfast
force-pushed
the
ci/riscv-github-actions
branch
from
August 31, 2026 21:03
71f0498 to
c100e1b
Compare
chfast
changed the title
Contributor
Codecov Report✅ All modified and coverable lines are covered by tests. Additional details and impacted files@@ Coverage Diff @@
## master #1689 +/- ##
=======================================
Coverage 97.94% 97.94%
=======================================
Files 181 181
Lines 16216 16216
Branches 3729 3729
=======================================
Hits 15883 15883
Misses 252 252
Partials 81 81
Flags with carried forward coverage won't be shown. Click here to find out more.
🚀 New features to boost your workflow:
|
chfast
force-pushed
the
ci/riscv-github-actions
branch
2 times, most recently
from
August 31, 2026 22:12
763373a to
ca1d4e4
Compare
GCC drops -Wno-attributes=msvc:: when it loads a precompiled header until version 14, so a GCC 13 build fails on the msvc::forceinline in baseline.hpp as soon as warnings are errors. Use the blanket -Wno-attributes there, as GCC 11 already does.
Run the build and the tests on real RISC-V hardware, on the runners the RISE project operates for open source. The riscv32 build stays on CircleCI: those runners are 64-bit only and no rv32 cross-compiler hosted on riscv64 exists. Build with Ninja and let it take the job count from the CPUs it can see, which the Environment step reports.
chfast
force-pushed
the
ci/riscv-github-actions
branch
from
August 31, 2026 22:40
ca1d4e4 to
5b64efa
Compare
This file contains hidden or bidirectional Unicode text that may be interpreted or compiled differently than what appears below. To review, open the file in an editor that reveals hidden Unicode characters.
Learn more about bidirectional Unicode characters
Sign up for free
to join this conversation on GitHub.
Already have an account?
Sign in to comment
1 participant
Add this suggestion to a batch that can be applied as a single commit.This suggestion is invalid because no changes were made to the code.Suggestions cannot be applied while the pull request is closed.Suggestions cannot be applied while viewing a subset of changes.Only one suggestion per line can be applied in a batch.Add this suggestion to a batch that can be applied as a single commit.Applying suggestions on deleted lines is not supported.You must change the existing code in this line in order to create a valid suggestion.Outdated suggestions cannot be applied.This suggestion has been applied or marked resolved.Suggestions cannot be applied from pending reviews.Suggestions cannot be applied on multi-line comments.Suggestions cannot be applied while the pull request is queued to merge.Suggestion cannot be applied right now. Please check back later.
Build and test on real RISC-V hardware: Scaleway EM-RV1, 4 T-Head C910
cores at 1.85 GHz and 16 GB of RAM, one job per node. The runners are
operated by the RISE project for open source, and the app is installed
on the org already.
The steps are the CircleCI job's, minus the JUnit report nothing reads
here.
The riscv32 job stays on CircleCI. These runners are 64-bit only and
offer no emulation, and rv32 cannot follow: every riscv-gnu-toolchain
release is hosted on x86_64, so there is no rv32 cross-compiler which
runs on riscv64.