Skip to content

Add ACLE intrinsics for non-temporal pair loads/stores - #470

Open
CarolineConcatto wants to merge 1 commit into
ARM-software:mainfrom
CarolineConcatto:split-ldnp-stnp
Open

CarolineConcatto wants to merge 1 commit into
ARM-software:mainfrom
CarolineConcatto:split-ldnp-stnp

Conversation

@CarolineConcatto

Copy link
Copy Markdown
Contributor

Add ACLE intrinsics for:

LDNP[1]/STNP[2] non-temporal pairs. These instructions are not part of FEAT_LSUI.

The 128-bit instruction forms are proposed using Neon vector types because there are no scalar arithmetic instructions with a 128-bit scalar data type.

A scalar 128-bit floating-point type is not consistently available across AArch64 targets. For example, long double is 64-bit on Darwin and Windows AArch64 targets.

References:

[1]https://support.arm.com/documentation/ddi0602/2026-09/SIMD-FP-Instructions/LDNP--SIMD-FP---Load-pair-of-SIMD-FP-registers--with-non-temporal-hint-?lang=en [2]https://support.arm.com/documentation/ddi0602/2026-09/SIMD-FP-Instructions/STNP--SIMD-FP---Store-pair-of-SIMD-FP-registers--with-non-temporal-hint-?lang=en


name: Pull request
about: Technical issues, document format problems, bugs in scripts or feature proposal.


Thank you for submitting a pull request!

If this PR is about a bugfix:

Please use the bugfix label and make sure to go through the checklist below.

If this PR is about a proposal:

We are looking forward to evaluate your proposal, and if possible to
make it part of the Arm C Language Extension (ACLE) specifications.

We would like to encourage you reading through the contribution
guidelines
, in particular the section on submitting
a proposal
.

Please use the proposal label.

As for any pull request, please make sure to go through the below
checklist.

Checklist: (mark with X those which apply)

  • If an issue reporting the bug exists, I have mentioned it in the
    PR (do not bother creating the issue if all you want to do is
    fixing the bug yourself).
  • I have added/updated the SPDX-FileCopyrightText lines on top
    of any file I have edited. Format is SPDX-FileCopyrightText: Copyright {year} {entity or name} <{contact informations}>
    (Please update existing copyright lines if applicable. You can
    specify year ranges with hyphen , as in 2017-2019, and use
    commas to separate gaps, as in 2018-2020, 2022).
  • I have updated the Copyright section of the sources of the
    specification I have edited (this will show up in the text
    rendered in the PDF and other output format supported). The
    format is the same described in the previous item.
  • I have run the CI scripts (if applicable, as they might be
    tricky to set up on non-*nix machines). The sequence can be
    found in the contribution
    guidelines
    . Don't
    worry if you cannot run these scripts on your machine, your
    patch will be automatically checked in the Actions of the pull
    request.
  • I have added an item that describes the changes I have
    introduced in this PR in section Changelog for year 20xx (this year)
    of section Preface/About this document.
    Create Changelog for year 20xx if it does not exist. Notice that
    changes that are not modifying the content and rendering of the
    specifications (both HTML and PDF) do not need to be listed.
  • When modifying content and/or its rendering, I have checked the
    correctness of the result in the PDF output (please refer to the
    instructions on how to build the PDFs
    locally
    ).
  • Please DO NOT add my GitHub profile to the list of contributors
    in the README page of the project.

Add ACLE intrinsics for:

LDNP[1]/STNP[2] non-temporal pairs. These instructions are not part of
FEAT_LSUI.

The 128-bit instruction forms are proposed using Neon vector types because
there are no scalar arithmetic instructions with a 128-bit scalar data type.

A scalar 128-bit floating-point type is not consistently available across
AArch64 targets. For example, long double is 64-bit on Darwin and Windows
AArch64 targets.

References:

[1]https://support.arm.com/documentation/ddi0602/2026-09/SIMD-FP-Instructions/LDNP--SIMD-FP---Load-pair-of-SIMD-FP-registers--with-non-temporal-hint-?lang=en
[2]https://support.arm.com/documentation/ddi0602/2026-09/SIMD-FP-Instructions/STNP--SIMD-FP---Store-pair-of-SIMD-FP-registers--with-non-temporal-hint-?lang=en
vdotq_lane_f32_f16 Vector arithmetic|Dot product
vmmlaq_f32_f16 Vector arithmetic|Matrix multiply
vmmlaq_f16 Vector arithmetic|Matrix multiply
vldn_s32_x2 Load|Stride

Copy link
Copy Markdown
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

I am not sure we should use stride here, but ld/st only have stride options

<SECTION> Non-widening half-precision matrix multiply instruction. Requires the +f16mm architecture extension.
float16x8_t vmmlaq_f16(float16x8_t r, float16x8_t a, float16x8_t b) r -> Vd.8H;a -> Vn.8H;b -> Vm.8H FMMLA Vd.8H, Vn.8H, Vm.8H Vd.8H -> result A64
<SECTION> Non-temporal pair load and store intrinsics
int32x2_t vldn_s32_x2(int32_t const *ptr) ptr -> Xn LDNP Wt1,Wt2,[Xn] Wt2 -> result[1];Wt1 -> result[0] A64

Copy link
Copy Markdown
Contributor Author

Choose a reason for hiding this comment

The reason will be displayed to describe this comment to others. Learn more.

So I choose to represent the pair as _x2, so in the future if we have 3, 4 or whatever registers we could only add _x3, _x4. But the previous neon use the the name of the instruction:
so this vldn_u32_x2 would be vldnp_u32.
Any opinion?

This branch has not been deployed

No deployments
Sign up for free to join this conversation on GitHub. Already have an account? Sign in to comment

Labels

None yet

Projects

None yet

Development

Successfully merging this pull request may close these issues.

1 participant